




12-18-03

.2121

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Sumio OGAWA, et al. Examiner: unassigned
Serial No.: 10/044,964 Group Art Unit: 2121
Filed: January 15, 2002 Docket: 088941-0203
Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES



CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this Transmittal Letter and the paper, as described herein, are being deposited in the United States Postal Service, as Express Mail (EL977159950US) with sufficient postage, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450 Alexandria, VA 22313 on December 17, 2003.

By: Richard Ruggiefo

Richard Ruggiefo

Commissioner for Patents
Alexandria, VA 22313

Sir:

We are transmitting herewith the attached:

- ☒ Information Disclosure Statement (In duplicate)
- ☒ Form PTO-Form SB08
- ☒ Copies of Cited References (3)
- ☒ Return postcard

Please charge any fees associated with this transmittal to Deposit Account No: 50-0872. A duplicate of this sheet is enclosed.

Date: December 17, 2003

FOLEY & LARDNER
2029 Century Park East 35th Floor
Los Angeles, CA 90067
Telephone: (310) 277-2223
Facsimile: (310) 557-8475

By: David A. Blumenthal

Name: David A. Blumenthal
Reg. No.: 26,257
DAB/rsr

RECEIVED

DEC 23 2003

Technology Center 2100



Atty. Dkt. No. 088941-0203

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Sumio OGAWA et al.
Title: METHOD OF MANUFACTURING
SEMICONDUCTOR DEVICES
Appl. No.: 10/044,964
Filing Date: 01/15/2002
Examiner: Unassigned
Art Unit: 2121

RECEIVED

DEC 23 2003

Technology Center 2100

INFORMATION DISCLOSURE STATEMENT
UNDER 37 CFR §1.56

Commissioner for Patents
PO Box 1450
Alexandria, Virginia 22313-1450

Sir:

Submitted herewith on Form PTO-1449 is a listing of a document known to Applicants in order to comply with Applicants' duty of disclosure pursuant to 37 CFR §1.56. A copy of each listed document is being submitted to comply with the provisions of 37 CFR §1.97 and §1.98.

The submission of any document herewith, which is not a statutory bar, is not intended as an admission that such document constitutes prior art against the claims of the present application or that such document is considered material to patentability as defined in 37 CFR §1.56(b). Applicants do not waive any rights to take any action which would be appropriate to antedate or otherwise remove as a competent reference any document which is determined to be a *prima facie* art reference against the claims of the present application.

TIMING OF THE DISCLOSURE

This Information Disclosure Statement is being before the mailing date of a first action under the provisions of 37 C.F.R. § 1.97(b)(3). In the alternative, the Information Disclosure Statement is being filed under the provisions of 37 C.F.R. § 1.97(c)(1).

STATEMENT UNDER 37 C.F.R. § 1.97(E)

The undersigned hereby states in accordance with 37 C.F.R. § 1.97(e)(1) that each item of information contained in the Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three (3) month prior to the filing of this Statement.

RELEVANCE OF EACH DOCUMENT

The documents listed on the attached PTO/SB/08 were cited as being relevant during the prosecution of the corresponding Japanese application. A copy of an English language abstract of the listed documents, if available, is being provided. The absence of a translation or an English-language counterpart document does not relieve the PTO from its duty to consider this document (37 C.F.R. § 1.98 and M.P.E.P § 609)

The Examiner in the corresponding Japanese Patent Application has commented as follows:

* * * * *

(Regarding Reason (1))

Claim: 1

Cited Literature: 1-3

Comments:

In that which is described in Cited Literature 1, the use of a structure such as in the invention according to Claim 1 as a structure for writing the data regarding the position on the wafer is seen as nothing more than that which can be designed, as appropriate, by an individual in the industry by referencing Cited Literature 2 and 3.

Claim: 2

Cited Literature: 1-3

Comments:

A semiconductor memory with a redundant circuit is nothing more than that which is commonly known, and the invention according to Claim 2 is not seen as anything special.

Claim: 5, 6, and 10

Cited Literature: 1–3

Comments:

The inventions according to Claims 5, 6, and 10 are seen as being of the degree that could be invented easily by an individual in the industry based on the descriptions in Cited Literature 1 to 3.

Claim: 9

Cited Literature: 1

Comments:

See Cited Literature 1, Figure 9, and the explanation thereof.

Claim: 15, 16

Cited Literature: 3

Comments:

The inventions according to Claims 15 and 16 in the present application, when compared to the description in Cited Literature 3 are not seen as having any particular difference.

List of Cited Literature

1. Japanese Unexamined Patent Application Publication H11-161917
2. Japanese Unexamined Patent Application Publication H10-233350
3. Japanese Unexamined Patent Application Publication H11-45839

(Regarding Reason (2))

Claim 12 states that “the information regarding the position on the wafer of the semiconductor memory chip is inferred based on the substitute address substituted by the redundant circuit. . . ,” but it is not clear how, specifically, this inference is made.

Consequently, the invention according to Claim 12 is not clear.

At present, no reasons for rejection have been found regarding any claims aside from the claims specified in this Notice for Reasons of

Rejection. Notification of reason for rejection will be provided if new reasons for rejection are discovered.

* * * * *

The Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 C.F.R. §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 50-0872. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Commissioner is authorized to charge the unpaid amount to Deposit Account No. 50-0872.

Respectfully submitted,

Date December 17, 2003

By 

FOLEY & LARDNER
Telephone: (310) 975-7895
Facsimile: (310) 557-8475

David A. Blumenthal
Attorney for Applicant
Registration No. 26,257

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, PO Box 1450, Alexandria, Virginia 22313-1450. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.